Untitled

{"evidence_level":"教学时序模型","initial_memory":{"16":7},"reference_commits":[{"index":0,"instruction":"addi x1,x0,16","rd":1,"value":16},{"index":1,"instruction":"lw x2,0(x1)","rd":2,"value":7,"address":16},{"index":2,"instruction":"add x3,x2,x2","rd":3,"value":14},{"index":3,"instruction":"sw x3,16(x1)","address":32,"value":14},{"index":4,"instruction":"halt"}],"pipeline_commits":[{"index":0,"instruction":"addi x1,x0,16","rd":1,"value":16},{"index":1,"instruction":"lw x2,0(x1)","rd":2,"value":7,"address":16},{"index":2,"instruction":"add x3,x2,x2","rd":3,"value":14},{"index":3,"instruction":"sw x3,16(x1)","address":32,"value":14},{"index":4,"instruction":"halt"}],"commits_equal":true,"final_registers":{"x2":7,"x3":14},"final_memory":{"32":14},"baseline_cycles":10,"miss_penalty_cycles":4,"integrated_cycles":18,"cache":{"lines":2,"line_bytes":16,"hits":0,"misses":2,"dirty_evictions":0,"trace":[{"address":16,"write":false,"block":1,"index":1,"hit":false},{"address":32,"write":true,"block":2,"index":0,"hit":false}],"metadata_only":true},"negative":{"forwarding_and_interlock_disabled_x3":0,"expected_x3":14,"detected":true},"boundary":"cache metadata and latency only; architectural memory supplies values; not a complete write-back data hierarchy"}