memory model cases: PASS
SC forbids SB (0,0); explicit store buffers allow SB (0,0); release/acquire separates plain data-race and atomic-relaxed variants; LR/SC retry preserves one atomic increment after interference.