{"evidence_level":"手算、功能执行","timing_scope":"static delay arithmetic with parallel arrival times, not cycle simulation","alu_bits":4,"alu_exhaustive_checks":1280,"control_rows":14,"delays_ps":{"clk_to_q_max":35,"clk_to_q_min":18,"setup":25,"hold":20,"min_combo":10,"mux":30,"alu_4bit":160,"imem":200,"control_rom":80,"reg_read":120,"imm_gen":60,"alu_32bit":220,"branch_cmp":90,"dmem_read":260,"dmem_write":220,"wb_mux":30,"pc_mux":30},"hold_check":{"clk_to_q_plus_min_combo_ps":28,"hold_ps":20,"passes":true},"critical_path":{"name":"single_cycle_lw","ps":920,"formula":"max(regs, imm, control) + mux + alu_32bit + dmem_read; max(mem, control) + wb_mux + setup","destination":"rd"},"environment":{"python":"3.14.4","platform":"macOS-27.0-arm64-arm-64bit-Mach-O"}}